Reconfigurable processors process information via normal (von Neumann) processors used with highly flexible computing fabrics often made of field-programmable gate arrays, FPGAs. Normal processors can reconfigure (make changes to) software (programs, control flow), but not hardware (data paths). Reconfigurable processors can reconfigure control flow, and data paths. Reconfiguration can occur during deployment, between execution phases, or during execution. In typical reconfigurable systems, a bit stream is used to program devices during deployment. These often achieve a 10-100 fold increase in computing density and speed (reduced latency) over normal processors.
Researches many system-level technologies, focusing on integrating processors and reconfigurable logic.
Hybridthreads, efficient hardware accelerated computating platform: operating system runs on hybrid CPU/FPGA chip, 2 sets of APIs give access to OS; platform has high level language compiler, can compile C source code into hardware components. University of Kansas.
Researches and funds many aspects of design and use of programmable and quick-turn technologies, for space flight uses.
FPGA-based multiprocessor functional simulator framework. University of California, Berkeley.
MONARCH: Morphable Networked Micro-Architecture; adaptable processor is 10 times faster than Intel Xeon quad-core chip. Military Embedded Systems.
Summary of topic, with some uses, at University of Wisconsin, Madison.
Research many aspects of dynamic computing, electronic and computing fabrics, soft processor arrays.
Encyclopedia article, with links to many related topics.
Home of former Computer Structures Group: reconfigurable computing, soft IP core, soft machine, anti machine soft datapath, soft machine paradigm, fpga, KressArray. Kaiserslautern University of Technology, Kaiserslautern, Germany.
Thanks to DMOZ, which built a great web directory for nearly two decades and freely shared it with the web. About us